There is a HDL plugin that generates Verilog.

Documentation

There is a read the docs documentation available at: https://systemc-clang.readthedocs.io/